The JK flip flop is a flexible type of bistable elements that has extensive uses in digital electronics and control circuits. It is usually described by its characteristic equation or next-state table (used for analysis purposes) and its excitation table (used for synthesis purposes). This paper explores a variety of novel characterizations of JK flip flops. First, equational and implicational descriptions are presented, and methods of logic deduction are utilized to produce complete statements of all propositions that are true for a general JK flip flop. Next, methods of Boolean-equation solving are employed to find all possible ways to express the excitations in terms of the present state and next state. The concept of Boolean quotient is used to impose certain requirements so as to find particularly useful expressions of the excitations. Relations of JK flip flops to other types of flip flops are also explored. This paper is expected to provide an immediate pedagogical benefit, and to help facilitate the analysis and synthesis of sequential digital circuits.
INTRODUCTION
Digital circuits are broadly divided into combinational (combinatorial) and sequential circuits [1] [2] [3] [4] [5] [6] . A combinational circuit is sometimes labelled as time-independent in the sense that its current outputs depend only on its current inputs, i.e., previous (past) inputs for a combinational circuit have no effect on its present outputs. A combinational circuit also does not require any clocks, since synchronization is not an issue for its operation. By contrast, a sequential circuit has "memory"; i.e., a capability to remember previous inputs, so that its present outputs depend not only on its present inputs but also on the sequence of its past inputs. Such a dependence on input history is manifested or summarized as a "state" of the circuit. So, instead of saying that the present outputs of a sequential circuit are functions of its entire input history, it might suffice to say that these outputs are functions of the present input and present state. Therefore, a sequential circuit is also called a finite-state machine (FSM) or a finite-state automaton (FSA) when it has a finite number of states. Note that the concepts of "memory" and "state," which are at the heart of the definition of a sequential circuit are totally missing from the description of a combinational circuit. Though sequential circuits might be asynchronous, they are dominantly clocked or synchronous. In a synchronous sequential circuit, an electronic oscillator called a clock generates a sequence of repetitive pulses which is distributed to all the memory or storage elements in the circuit. These elementary memory cells are called flip flops, or one-bit registers (albeit historically known as bistables or bistable multivibrators).
A flip-flop is a circuit that has two stable states and can be used to store a single bit (binary digit) of data; with one of the two states of the flip flop representing a "one" and the other representing a "zero". This paper is a tutorial exposition about flip flops in general, and about flip flops, in particular, where we use the term " flip flop" in its restrictive sense of "clocked master-slave flip flop".
After surveying conventional characterizations of flip flops, we employ novel mathematical methods for further characterization of them. The methods used include those of logic deduction, Boolean-equation solving, and don'tcare assignment. We devote most of our current exposition to the flip-flop, which is a very versatile device, and is probably the most commonly used form of flip flop in digital electronics and in control circuits. Besides the merit of unconstrained operation, the flip-flop enjoys two distinctive advantages:
 It possesses the minimum number of excitations that can control its next-state variable to take any of the four possible values taken by a Boolean function of a single variable representing the presentstate value, namely: the present state itself, its complement, logic 0, and logic 1.  Its excitations can be made independent of its present state. There is no need for some external feedback from its outputs to its inputs, thanks to the existence of such feedback internally within the circuit structure of the flip flop itself.
This paper is a prelude for some work on the efficient design of synchronous sequential circuits, based on a novel state diagram [7, 8] The organization of the remainder of this paper is as follows. Section 2 discusses conventional characterization methods for the flip flop including the verbal, tabular, graphical, and algebraic methods. Section 3 uses the Modern Syllogistic Method (MSM) of logic deduction to ferret out all that can be said about the JK flip flop in the most compact form. Section 4 applies methods of 'big' Boolean-equation solving to find all possible solutions of the excitations in terms of the present and next states. Section 5 explores possibilities for imposing certain requirements on the aforementioned solutions. Section 6 investigates the relations among standard types of flip flops. Section 7 concludes the paper. To make the paper self-contained, it is supplemented with an appendix on the "Boolean Quotient," a crucial concept for the derivations in Sec. 5.
CONVENTIONAL CHARACTERIZA-TIONS OF THE JK FLIP FLOP
In this paper, we use the term flip flop (bistable) to refer to a master-slave clocked flip flop. This flip flop uses a pair of flip flops so as to eliminate hazards. It works reliably regardless of how long a clock pulse or signal 1 at input or input lasts. Since the reading of information into the flip flop and the establishment of new output values are done at different times, the outputs of the flip flop can be completely prevented from feeding back to the inputs while the circuit containing the flip flop is still in transition.
A verbal characterization of the flip flop is achieved by the following statements, which describe its operation after each clock pulse:
 When the input = 1 and the input = 0, the next-state output is set to 1.  When the input = 0 and the input = 1, the next-state output is reset to 0.  When the inputs and are both equal to 0 , the next-state output retains its present-state value .  When the inputs and are both equal to 1 , the next-state output toggles or switches to the complementary value of its present-state value.
There is a plethora of other conventional methods for characterizing a flip flop [1] [2] [3] [4] [5] [6] . These include tabular methods such as the expanded next-state Fig. 1(a) ), the reduced (variable-entered) next-state Karnaugh map ( Fig.  1(b) ), the expanded transition Karnaugh map ( Fig. 1(c) ), the state diagram ( Fig. 1(d) ), the expanded excitation Karnaugh maps ( Fig. 1(e) ), the reduced (variable-entered) Karnaugh map ( Fig. 1(f) ), and the excitation Karnaugh maps in terms of four-valued transitions ( Fig. 1(g) ). In both Table 1 and Fig. 1 is given by (See Table 1 (c))
The flip flop might also be characterized algebraically. Its algebraic characteristic equation
might be readily deduced from either Fig. 1(a) or Fig. 1(b) . Note that equation (2) is a minimal-sum representation [2, 20] for the next-state . A complete-sum representation [2, 20] 
where the consensus of the original implicants and (with respect to the biform variable ) is added to (2) to obtain (3). 
EQUATIONAL AND IMPLICATIONAL DESCRIPTIONS
In this section, we use the Modern Syllogistic Method (MSM) [13,20,32-38] to ferret out from the characteristic equation (2) (viewed as a premise) all that can be concluded from it, with the resulting conclusions cast in the simplest or most compact form. First, we reformulate (2) as an equation whose R.H.S. is 0. i.e.,
Then, we replace in (5) .The resulting formula is absorptive (i.e., it has no term that can absorb another [20, 38] ), and hence it represents the complete sum of as
The expression in (6) is a disjunction of six terms equated to zero. This is exactly equivalent to each of the terms in (6) being individually equated to zero [20, 38] . These six equations (See Table 2 
to convert each of the six equational statements in Table 2 to any of eight equivalent implicational forms, as shown in Table 2 .
Complete information about the JK flip flop is possible by selecting one of the nine equivalent statements from each of the six main rows in Table 2 . Though Table 2 provides a wealth of propositions about the JK flip flops, many of these propositions are redundant as they are deducible from others. In fact, only four independent statements or propositions suffice to characterize the JK flip flop.
By the "independence" requirement above we rule out the following cases: a) Selection of the first three successive equations ̅ = 0 , = 0 , and ̅ = 0 or the next three consecutive equations = 0 , = 0 , and = 0. In each case, the third equation is simply deducible from the former two through a consensus operation. b) Selection of two statements that belong to the same major row, since the nine statements in the same major row are simply equivalent. c) Selection of three statements that belong to the first three major rows or to the last three major rows.
The simplest characterization is naturally the characterization via the equational forms in major (double) rows 1, 2, 4, and 5, (highlighted in Table   2 ). These equations are deducible from the original characteristic function (5) equated to zero, and they are neutral about utility to analysis or synthesis. By contrast, consider the following four implicational statements
which are again selected from major rows 1, 2, 4, and 5. The implicational statements (8) Table ( 1(c)), which can be read as
Note that this implication keeps silent about . which is its appropriate way of saying that is a don't care.
A third selection for a characterizing set (also taken from major rows 1, 2, 4, and 5) is 
It is also equivalent to the first two lines of Table  1 (c), combined together, since they collectively state
where the last equality is obtained by absorbing the subsuming term in the subsumed term and enforcing the reflection law ( ∨ ) = ( ∨ ).
BOOLEAN-EQUATION SOLVING FOR EXCITATIONS
In this section, we employ methods of Booleanequation solving [39] [40] [41] [42] [43] [44] to obtain all possible solutions for the excitations in terms of the present state and next state. We consider two cases. In the first case, we concentrate on a single flip flop and seek solutions of its excitations and in terms of its present state and next state . In the second case, we explicitly acknowledge that is not an independent variable and recognize that it is a function of present states of all flip flops (as well as input variables).
Study of a Single Flip Flop Individually
Consider a single flip flop numbered whose characteristic equation (2) is repeated herein for convenience, i.e.,
To solve for and in terms of and , we first convert (2) to the form of a single equation of a function equated to 1,i.e., to the complement of (4), namely
where is the complement of in (5), and is given by
The function in (13) can be viewed as ( , ) where :
→ , and = = ( . ) is the free Boolean algebra with 2 generates , 2 = 4 atoms given by , , , and 2 = 16 elements. These elements can be identified as all the switching functions of the two variables . Fig. 2(a) is the natural (also called variableentered) map for ( . ). Each of the four atoms of the underlying Boolean algebra is entered twice in this map. Hence the number of particular solutions for (12) is 2 * 2 * 2 * 2 = 16 [11, 43, 44] . Fig. 2(a) can be used to construct the auxiliary function ( , , ) in Fig. 2(b) . Since each of the four atoms , . appears twice in Fig. 2(a) , each of the two appearances of each atom is appended in Fig.  2(b) by a distinguishing binary tag selected from the orthonormal set { ̅ . } [43, 44] . For example, Fig. 2(b) shows the atom appended (ANDed with) ̅ in the cell ̅ and appended with in the cell ̅ . Finally the solution for is written as [11, 43, 44 
Fig. 2. Natural map for the function ( , ) and for the auxiliary function ( , , ).
Equations (14) are a parametric solution for , where each of the four independent parameters , , belongs to = {0. 1}, hence (14) can be used to deduce the 16 particular solutions of (12). We might elect to replace each of the four binary parameters by the same single parameter (provided we let this parameter belong to the underlying Boolean algebra ( = ( , ))) . In this case, the solution becomes
Equations (15) are another parametric solution for (12) that uses a single parameter belonging to = ( , ) . This solution was obtained earlier by Brown [16] . The solutions (14) and (15) are equivalent, since they produce the same set of 16 particular solutions. Since none of the four atoms is absent in Fig. 2 , the consistency condition for the equation { = 1} is satisfied trivially as an identity {0 = 0}.
An alternative way to solve for is to use the concept of atomic decomposition. Figs. 3(a) and 3(b) present the atomic decompositions of the variables ,
where the four atomic components of ( , , , ) and those of ( , , , ) are arbitrary binary values.
Substituting these decompositions into (13) we obtain the atomic decomposition of ( , ) as ( ) ( , , ) Fig. 3(c) illustrates the atomic decomposition of ( , ) as given by (17). The equation to be solved forces each individual entry in the map of Fig. 3(c) to be 1. Hence, we obtain = 0, We can easily verify that each of the four solutions for satisfies
while each of the four solutions for satisfies
and the conditions (19 and 20) can be ORed to obtain the original equation (2), namely
For convenience, we redraw the solution in Fig. 4 as shown in Fig. 6 with variable being transferred from its original role as a map variable so as to become an entered variable. ( 22 ) or in the equivalent double-inequality notation
An important word of caution is due here. While the entries of the maps in Fig. 2 are binary values that are elements of = {0. 1}, the symbols in Fig. 6 are functions of all circuit variables other than itself.
Design of a 4-State 1-Input Synchronous Sequential Circuit
To demonstrate and clarify the results of the former subsection, we consider the problem of design of a 4-state single-input synchronous sequential circuit. We assume that the circuit is specified by the double map for the two nextstate variables shown in Fig. 7(a) . The circuit is synthesized with two flip flops whose excitations are given by the four maps in Figs. 7(b)-7(e), respectively. Each of these maps inherits half its entries from the double map in Fig. 7(a) , while the rest of its entries are don't cares. Contrary to common practice (which would depict each of the don't cares in Figs. 7(b)-7(e) simply as 'd'), we deliberately depict each don't care by a distinguishing label, to stress that it can be arbitrarily assigned a 0 1 ⁄ value independently of the other don't cares. Each of the pair of Figs. (7a) and (7b) and the pair of Figs. (7c) and (7d) is an expanded detailed version of Fig. 6 . These expanded figures demonstrate clearly how a Boolean quotient is graphically constructed and confirm that the symbols and in Fig. 6 are functions rather than single values. 
FULL DETERMINATION OF THE EXCITATIONS THROUGH APPROPRIATE ASSIGNMENTS TO DON'T-CARES
So far, we have obtained the excitations as incompletely-specified functions (partially defined functions). Table 3(a) shows some possible assignments for the function , each of which leads to complete specification of the excitation . Likewise, Table 3(b) shows some possible assignments for the function , each of which leads to complete specification of the excitation . Any of the five assignments in Table 3 (a) can go with any of the five assignments in Table 3  If we use the first assignment in each of Table 3 (a) and Table 3 (b), we obtain the most compact formulas for , which are independent of . These are the formulas of choice when synthesizing synchronous sequential circuits with flip flops.  Using the second assignment in each table, we obtain = = (a value that we call ), and the flip flop reduces to a flip flop.  Using the third assignment in each table, we obtain = = ⊕ (a value that we call ), and the flip flop reduces to a flip flop.  The flip can be used as an flip flop provided = 0. This is the case when using the second or fourth assignment in each of Table 3(a) and Table 3 (b).
COMPARISON OF FAMOUS TYPES OF FLIP FLOPS
We devote this section to a brief logical comparison of six types of flip flops, namely, the , Table 4 restates the aforementioned characteristic equations (with constraints, if any) in algebraic form. Table 4 Table 5 is intended as a demonstration of the functionalities of the various types of flip flops, and not as a recommendation for practical application. 
Detailed information about the flip flop is available in [48] , where it is given the designation -with " " standing for "Positive-EdgeTriggered."
CONCLUSIONS
This paper is a tutorial exposition about flip flops, with a stress on a widely used 2-input type, namely, JK flip flops. The paper reviewed conventional methods (that are already known) for characterizing JK flip flops. Then it employed novel mathematical methods for further characterization of these flip flops. The methods used included ones of logic deduction, Booleanequation solving, and don't-care assignment. The paper also includes a brief coverage of other related types of flip flops of various inputs and capabilities including the flip flop, flip flop, flip flop, flip flop, and flip flops. Specifically, we explored the relation of the flip flop to each of these flip flops. The immediate benefit gained from this paper is that it helps facilitate the analysis and synthesis of sequential digital circuits. 
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